H.264 Decoder Algorithm Specification and Simulation in Simulink and PeaCE
نویسندگان
چکیده
Model-based approach is widely adopted to develop embedded system to cope with the everincreasing complexity of system design under relentless time-to-market pressure. In this paper we present our experience of H.264 decoder algorithm specification and simulation with two model-based design environments, Simulink and PeaCE. Formal data-driven model of PeaCE can specify multi-rate DSP systems more easily than time-driven model of Simulink. In addition, PeaCE has advantages over Simulink in terms of simulation speed, debugging capability, and code reuse. It is attributed to the compiled-simulation approach of PeaCE where the system simulation is performed with an automatically generated code from the specification
منابع مشابه
FPGA Implementation of Reed-Solomon Decoder for IEEE 802.16 WiMAX Systems using Simulink-Sysgen Design Environment
Abstract— This paper presents FPGA implementation of the Reed-Solomon decoder for use in IEEE 802.16 WiMAX systems. The decoder is based on RS(255,239) code, and is additionally shortened and punctured according to the WiMAX specifications. A Simulink model based on the System Generator (Sysgen) library of low-level Xilinx blocks was used for simulation and hardware implementation. At the end, ...
متن کاملError Resilience using a Reversible Data Embedding Technique in H.264/AVC
H.264/AVC is a novel video codec standard that provides a better coding efficiency than other previous video coding standard. In this paper, we provide a new error resilience using a reversible data embedding technique based on H.264/AVC. The algorithm is stretchy that user can make a trade-off between the quality of recovery image and DCT coefficients’ variation. The advantage of reversible da...
متن کاملGradual refinement for application-specific MPSoC design from Simulink model to RTL implementation
The application-specific multiprocessor system-on-chip (MPSoC) architecture is becoming an attractive solution to deal with increasingly complex embedded applications, which require both high performance and flexible programmability. As an effective method for MPSoC development, we present a gradual refinement flow starting from a high-level Simulink model to a synthesizable and executable hard...
متن کاملPipelining Architecture Design of the H.264/AVC [email protected] Codec For HD Applications
This paper presents the macroblock/slice level pipeline structure for an H.264/AVC [email protected] codec. In H.264/AVC, level 4.2 (L4.2) in high profile (HP) describes the encoding/decoding capability of 1920x1088@64p sequence/ bitstream of up to 62.5 Mbps. To meet this tremendous specification, the novel hardwired architecture of the H.264/AVC codec is also presented. It supports both encoding and dec...
متن کاملA low-power portable H.264/AVC decoder using elastic pipeline
We propose an elastic pipeline architecture that can apply dynamic voltage scaling (DVS) to a dedicated hardware, and implement the elastic pipeline to a portable H.264/AVC decoder LSI with embedded frame buffer SRAM. A supply voltage and operating frequency are decreased by a feedback-type voltage/frequency control algorithm. In a portable H.264/AVC decoder, embedded SARM can be utilized as fr...
متن کامل